Quad 6-Bit Multiplexed I²C-Bus EEPROM DIP Switch

PCA9561

The PCA9561 is a 20-pin CMOS device consisting of four 6-bit non-volatile EEPROM registers, six hardware pin inputs and a 6-bit multiplexed output. It is used for DIP switch-free or jumper-less system configuration and supports Mobile and Desktop VID Configuration, where five preset values (four sets of internal non-volatile registers and one set of external hardware pins) set processor voltage for operation in various performance or battery conservation sleep modes. The PCA9561 is also useful in server and telecommunications/networking applications when used to replace DIP switches or jumpers, since the settings can be easily changed via I2C-bus/SMBus without having to power down the equipment to open the cabinet. The non-volatile memory retains the most current setting selected before the power is turned off.

The PCA9561 typically resides between the CPU and Voltage Regulator Module (VRM) when used for CPU VID (Voltage IDentification code) configuration. It is used to bypass the CPU-defined VID values and provide a different set of VID values to the VRM, if an increase in the CPU voltage is desired. An increase in CPU voltage combined with an increase in CPU frequency leads to a performance boost of up to 7.5 %. Lower CPU voltage reduces power consumption. The main advantage of the PCA9561 over older devices, such as the PCA9559 or PCA9560, is that it contains four internal non-volatile EEPROM registers instead of just one or two, allowing five independent settings which allows a more accurate CPU voltage tuning depending on specific applications.

The PCA9561 has two address pins, allowing up to four devices to be placed on the same I2C-bus or SMBus.

Product Details

Select a section:

Block Diagram

Choose a diagram:

PCA9561

PCA9561 Block Diagram

PCA9561D, PCA9561PW

Get diagram PDF

Features

Key Features

  • Selection of non-volatile register_n as source to MUX_OUT pins via I2C-bus
  • I2C-bus can override MUX_SELECT pin in selecting output source
  • 6-bit 5-to-1 multiplexer DIP switch
  • Four internal non-volatile registers
  • Internal non-volatile registers programmable and readable via I2C-bus
  • Six open-drain multiplexed outputs
  • 400 kHz maximum clock frequency
  • Operating supply voltage 3.0 V to 3.6 V
  • 5 V and 2.5 V tolerant inputs/outputs
  • Useful for Speed Step configuration of laptop computer
  • Two address pins, allowing up to four devices on the I2C-bus
  • MUX_IN values readable via I2C-bus
  • ESD protection exceeds 200 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA

Part numbers include: PCA9561PW.

Documentation

Quick reference to our documentation types.

Filters

1-5 of 10 documents

Show All

Design Resources

Select a section:

Design Files

Filters

2 design files

Engineering Services

2 engineering services

To find a complete list of our partners that support this product, please see our Partner Marketplace.

Support

What do you need help with?

Search